



HindPhotostat



Hind Photostat & Book Store

Best Quality Classroom Topper Hand Written Notes to Crack GATE, IES, PSU's & Other Government Competitive/ Entrance Exams

**MADE EASY
ELECTRONICS ENGINEERING
ADVANCE ELECTRONICS
By-KAMESH Sir**

- Theory
- Explanation
- Derivation
- Example
- Shortcuts
- Previous Years Question With Solution

Visit us:-**www.hindphotostat.com**

**Courier Facility All Over India
(DTDC & INDIA POST)
Mob-9311989030**



HindPhotostat



ALL NOTES BOOKS AVAILABLE ALL STUDY MATERIAL AVAILABLE COURIERS SERVICE
AVAILABLE

MADE EASY, IES MASTER, ACE ACADEMY, KREATRYX

**ESE, GATE, PSU BEST QUALITY TOPPER HAND WRITTEN
NOTES MINIMUM PRICE AVAILABLE @ OUR WEBSITE**

- | | |
|--------------------------------|---------------------------|
| 1. ELECTRONICS ENGINEERING | 2. ELECTRICAL ENGINEERING |
| 3. MECHANICAL ENGINEERING | 4. CIVIL ENGINEERING |
| 5. INSTRUMENTATION ENGINEERING | 6. COMPUTER SCIENCE |

IES, GATE, PSU TEST SERIES AVAILABLE @ OUR WEBSITE

❖ IES –PRELIMS & MAINS

❖ GATE

➤ **NOTE;- ALL ENGINEERING BRANCHS**

➤ **ALL PSUs PREVIOUS YEAR QUESTION PAPER @ OUR WEBSITE**

PUBLICATIONS BOOKS -

MADE EASY, IES MASTER, ACE ACADEMY, KREATRYX, GATE ACADEMY, ARIHANT, GK

RAKESH YADAV, KD CAMPUS, FOUNDATION, MC –GRAW HILL (TMH), PEARSON...OTHERS

HEAVY DISCOUNTS BOOKS AVAILABLE @ OUR WEBSITE

HIND PHOTOSTAT AND BOOK CENTER F230, Lado Sarai New Delhi-110030 Phone: 9311 989 030	Shop No: 46 100 Futa M.G. Rd Near Made Easy Ghitorni, New Delhi-30 Phone:	F518 Near Kali Maa Mandir Lado Sarai New Delhi-110030 Phone:	Shop No.7/8 Saidulajab Market Neb Sarai More, Saket, New Delhi-30
--	---	--	---

9560 163 471

Website: www.hindPhotostat.com

Contact Us: 9311 989 030

Integrated x Circuit

Circuit :-

Connection of active & Passive elements.

Active :-

- Transistors
- BJT
- MOSFET
- JFET etc.

Passive elements :- R, L, C etc.

Integrated Circuit :- In integrated circuit, all the active and passive elements are fabricated on the top of the substrate.

- Semiconductor
- Insulator

<u>Integrated circuit</u>	<u>Discrete circuit</u>
1. Small Size. 2. low power Consumption. 3. low cost. ↳ Because ^{IC} Fabrication is a batch process. 4. Non-repairable. (only replaced).	1. large Size. 2. More power Consumption. 3. High Cost. 4. Can be repaired.

Classification of IC's :-

on the basis of technology

- Monolithic IC's.
- Thin/Thick film IC's
- Hybrid IC's

on the basis of level of Integration

- SSI
- MSI
- LSI
- VLSI
- ULSI

• Digital IC's/Analog IC's


- Bipolar IC's
- CMOS IC's
- BiCMOS IC's

≠ Monolithic IC's :

Mono - Single

Litho - Stone

→ In monolithic IC's, all the active and passive elements are fabricated on the top of the single semiconductor substrate.




Disadvantages :-


- Heavy value of R, L, C is avoided.
(Restricted because they required or occupy large substrate area).

≠ Thin / Thick film IC's :- These IC's appear very similar in appearance. The only difference is the method by which the film is deposited.

→ For fabrication of active elements, semiconductor substrate is used & for fabrication of passive elements, Insulator substrate is used.




→ Heavy value of R, L, C is achieved compared to monolithic IC's.



Thin film	Thick film
1. The thin film is deposited by sputtering process. (or) Vapour Evaporation.	1. Thin film is deposited by Screen printing (or) silk Screen printing.

Hybrid IC's :-



Level of Integration :-

- 1) SSI (Small Scale Integration): $1 - 10$ transistors in per unit area of substrate
- 2) MSI (Medium Scale Integration): $10 - 10^2$
- 3) LSI (Large " " " "): $10^2 - 10^4$
- 4) VLSI (Very large " " " "): $10^4 - 10^6$
- 5) ULSI (Ultra " " " "): $> 10^6$

Packing density :-

$$P = \log_{10} Q$$

$Q \rightarrow$ No. of transistors per unit area of the substrate.

SSI: $P < 1$

MSI: $1 < P < 2$

LSI: $2 < P < 4$


VLSI: $4 < P < 6$

ULSI: $P > 6$

Analog IC's :- (LINEAR IC)

I/P $\rightarrow$ Analog
O/P $\rightarrow$ Analog

Ex.: • IC-555 timer
• OP-Amp



Digital IC's :- (Non-linear IC's)

I/P $\rightarrow$ Digital
O/P $\rightarrow$ Digital

Ex.: Flip-Flop

(BJT)
Bipolar IC's

- 1) Low packing Density.
- 2) High power Consumption
- 3) High gain.
- 4) High B.W.
- 5) High Speed

(NMOS, PMOS)
CMOS IC's

- ① Packing density is high.
- ② Low power Consumption.
- ③ Low gain.
- ④ Low B.W.
- ⑤ Low speed.

Fick's law of diffusion $\rightarrow$

1st law:

$$J = -D \frac{\partial N}{\partial x} \quad \text{--- (1)}$$

- $N \rightarrow$ Concentration of atoms [cm^{-3}]
- $\frac{\partial N}{\partial x} \rightarrow$ Concentration gradient of atoms (cm^{-4})
- $D \rightarrow$ Diffusion Const. of atoms
(or) Diffusivity of atoms (cm^2/sec)
- $J \rightarrow$ Atomic flux [No. of atoms crossing unit cross-sectional area in per unit time]

2nd law :-

$$\nabla \cdot J = -\frac{\partial N}{\partial t} \quad \text{--- (2)}$$

$$\rightarrow \frac{\partial J}{\partial x} = -\frac{\partial N}{\partial t}$$

$$\Rightarrow \frac{\partial}{\partial x} \left[-D \frac{\partial N}{\partial x} \right] = -\frac{\partial N}{\partial t}$$

$$D \frac{\partial^2 N}{\partial x^2} = -\frac{\partial N}{\partial t}$$


$$\Rightarrow \boxed{\frac{\partial N}{\partial t} = D \frac{\partial^2 N}{\partial x^2}} \rightarrow \text{Diffusion equation}$$

$\rightarrow N(x, t) = ?$

$\Rightarrow$ Diffusion process of doping takes place in 2-steps -

- ① Pre deposition (Infinite source diffusion)
- ② drive-In (finite source diffusion)

① Predeposition (Infinite/continuous source diffusion) :-



• $x_j \rightarrow$ Junction depth

$\rightarrow$ Solid Solubility limit $\rightarrow$ (No) The extend up to which a solid material can be dissolved in another solid material without precipitation.

$$D \frac{\partial^2 N}{\partial x^2} = \frac{\partial N}{\partial t} \rightarrow N(x, t) = ?$$

Boundary Condition

$\rightarrow$ ① $N(0, t) = N_0$


② $N(\infty, t) = 0 \rightarrow$ Deep doping is not possible.

③ $N(x, 0) = 0$

After solution $\Rightarrow$


$$N(x, t) = N_0 \operatorname{erfc} \left(\frac{x}{2 \sqrt{Dt}} \right) \text{ cm}^{-3}$$

$\operatorname{erfc} \rightarrow$ complementary error function



→ complementary error fn profile

Ex. ⇒ Substrate is uniformly doped P-type & doping of N-type is carried out →



⇒ At Junction :-

$$N(x,t) = N_B$$

$$N_0 \operatorname{erfc}\left(\frac{x_j}{2\sqrt{Dt}}\right) = N_B$$

$$x_j = ?$$

⇒ Doping parameters :-

- ① Doping profile
- ② Junction depth
- ③ Doping Dose

• Doping Dose :- [Q]

No. of dopant atoms/cm²

$N(x,t) \rightarrow \text{atoms/cm}^3$

$$Q = \int_0^{\infty} N(x,t) dx \quad \text{atom/cm}^2$$

$$Q = \int_0^{\infty} N_0 \operatorname{erfc}\left(\frac{x}{2\sqrt{Dt}}\right) dx$$

$$\frac{x}{2\sqrt{Dt}} \rightarrow v \text{ (let)}$$

$$dx = 2\sqrt{Dt} dv$$

limit :-

$$x=0 \Rightarrow v=0$$

$$x=\infty \Rightarrow v=\infty$$


$$Q = \int_0^{\infty} N_0 \operatorname{erfc}(v) 2\sqrt{Dt} dv$$

$$Q = 2N_0\sqrt{Dt} \left(\int_0^{\infty} \operatorname{erfc}(v) dv \right) \rightarrow \frac{1}{\sqrt{\pi}}$$

** SN

$$Q = 2N_0\sqrt{\frac{Dt}{\pi}} \text{ atoms/cm}^2$$

2) Derive - in :- (limited source diffusion)



$$\frac{\partial N}{\partial t} = D \frac{\partial^2 N}{\partial x^2}$$

$$N(x,t) = ?$$


Boundary Conditions

① $N(\infty, t) = 0$ (very deep doping is not possible)

② $\int_0^{\infty} N(x,t) dx = \text{Const.} = 0$

**

$$N(x,t) = \frac{Q}{\sqrt{\pi Dt}} e^{-x^2/4Dt} \text{ cm}^{-3}$$



$$N_s = N(0,t) = \frac{Q}{\sqrt{\pi Dt}} \text{ Gaussian profile.}$$

$$t \uparrow, N_s \downarrow$$