



HindPhotostat



Hind Photostat & Book Store

Best Quality Classroom Topper Hand Written Notes to Crack GATE, IES, PSU's & Other Government Competitive/ Entrance Exams

MADE EASY

**Computer Science Engineering / IT
Toppers Handwritten Notes**

**Computer Organization
By-Sagar sir**

- Theory
- Explanation
- Derivation
- Example
- Shortcuts
- Previous Years Question With Solution

Visit us:-www.hindphotostat.com

**Courier Facility All Over India
(DTDC & INDIA POST)
Mob-9311989030**



HindPhotostat



ALL NOTES BOOKS AVAILABLE ALL STUDY MATERIAL AVAILABLE COURIERS SERVICE
AVAILABLE

MADE EASY, IES MASTER, ACE ACADEMY, KREATRYX

**ESE, GATE, PSU BEST QUALITY TOPPER HAND WRITTEN
NOTES MINIMUM PRICE AVAILABLE @ OUR WEBSITE**

- | | |
|--------------------------------|---------------------------|
| 1. ELECTRONICS ENGINEERING | 2. ELECTRICAL ENGINEERING |
| 3. MECHANICAL ENGINEERING | 4. CIVIL ENGINEERING |
| 5. INSTRUMENTATION ENGINEERING | 6. COMPUTER SCIENCE |

IES, GATE, PSU TEST SERIES AVAILABLE @ OUR WEBSITE

❖ IES –PRELIMS & MAINS

❖ GATE

➤ **NOTE;- ALL ENGINEERING BRANCHS**

➤ **ALL PSUs PREVIOUS YEAR QUESTION PAPER @ OUR WEBSITE**

PUBLICATIONS BOOKS -

MADE EASY, IES MASTER, ACE ACADEMY, KREATRYX, GATE ACADEMY, ARIHANT, GK

RAKESH YADAV, KD CAMPUS, FOUNDATION, MC –GRAW HILL (TMH), PEARSON...OTHERS

HEAVY DISCOUNTS BOOKS AVAILABLE @ OUR WEBSITE

HIND PHOTOSTAT AND BOOK CENTER F230, Lado Sarai New Delhi-110030 Phone: 9311 989 030	Shop No: 46 100 Futa M.G. Rd Near Made Easy Ghitorni, New Delhi-30 Phone:	F518 Near Kali Maa Mandir Lado Sarai New Delhi-110030 Phone:	Shop No.7/8 Saidulajab Market Neb Sarai More, Saket, New Delhi-30
--	---	--	---

9560 163 471

Website: www.hindPhotostat.com


Contact Us: 9311 989 030

Data Representation

1.


Computer →

It is a computational device used to process the data under the control of a application program which is initiated by the user. So computer system functionality is program execution.



Program →

It is a sequence of instructions along with a data used to perform some task.



Instructions →

It is a binary code which is predefined in the processor to perform some operation

Binary Code	Bind with operation
-------------	---------------------

eg → If CPU-X supports "8"

diff. operation then

Binary code [opcode] size = $\log_2^8$ bit

$$= \log_2^2 = 3 \text{ bit}$$

Binary operation
Code

000	→	+	Decided by designer	Prepare the	Submitted
001	→	-	ROM	⇒ instruction ⇒	to the
010	→	*		Manual	user
111	→	AND	control unit (Brain of CPU)		


Q. → 1. Consider a system with 200 instructions (operation) opcode size is _____ ?

Q. → 2. Consider a system with 9 bit opcode. Instruction set size (# instruction) is _____ ?

Q. → 3. Consider a system with 1020 instructions, 40 registers and 8K cells of a memory -

- (i) opcode size is _____ ?
- (ii) Register Address is _____ ?
- (iii) Memory Address is _____ ?

Q. → 4. Consider the following design -



- (i) What is the opcode of a 'multiplication'?
- (ii) What is the opcode of a 'AND' operation?
- (iii) What is the opcode of a 'division' operation?
- (iv) What is the size of 'Instruction set'?

Ans. 1 opcode = $\log_2^{200}$ bit

= $\log_2^{2^8}$ bit = 8 bit

Ans. 2 Instructions = $2^9 = 512$

Ans. 3 (i) $\log_2^{1020}$ bit

= $\log_2^{2^{10}}$ bit = 10 bit opcode size

(ii) $\log_2^{40}$ bit

= $\log_2^{2^6}$ bit = 6 bit Reg. add.

(iii) $\log_2^{8K}$ bit

= $\log_2^{2^3 \times 2^{10}}$ bit = $\log_2^{2^{13}}$ = 13 bit Memory add.

Ans. 4 (i) 101

* $\rightarrow D_5$


(ii) 010

AND $\rightarrow D_2$


(iii) 111

/ $\rightarrow D_7$

(iv) # instruction = 5






Designer View →

Logic '1' Logic '0'




Assume


4000 Signals

N: $\log_2^N$ bit

Assembly code




system software




C-Code




User View →

Encoding →

In this process, N signals are representing with $\log_2 N$ bit format.

# Decoding →

In this process, n -bit decoder produces 2^n o/p signals.

# Data →

It is a binary code which is associated with a value base on the data format.

Binary	Bind	value
Code	with	

eg → (101)₂

$$\textcircled{1} \quad \begin{array}{ccc} 2 & 1 & 0 \\ 1 & 0 & 1 \end{array} = 5$$

$$(1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0)$$

$$\underbrace{4 + 0 + 1}_5$$

unsigned format

$$\textcircled{2} \quad \begin{array}{ccc} 1 & 0 & 1 \\ \hline 1 & 0 & 1 \end{array} = -1$$

signed format

$$\textcircled{3} \quad \begin{array}{ccc} 1 & 0 & 1 \\ \hline 1 & 0 & 1 \end{array} = -2$$

$$101 \rightarrow 010 (2)$$

1's complement

$$\textcircled{4} \quad \begin{array}{ccc} 1 & 0 & 1 \\ \hline 1 & 0 & 1 \end{array} = -3$$

$$101 \rightarrow 010$$

$$\begin{array}{r} 010 \\ + 1 \\ \hline 011 \end{array} (3)$$

2's complement

⑤ fraction = floating point

Data Representation →

Data formats

Fixed Point Data

Floating Point Data

Single Precision
(32 bit) format

Double Precision
(64 bit) format

Magnitude format

Complement format

(Take complement to
report the value when
sign is -ve)

Unsigned format
(only +ve data)

Signed-magnitude
format
(+ve & -ve)

n -bit $[0 \text{ to } (2^n - 1)]$
range

MSB				LSB
↓				
sign	value			

$[-(2^{n-1} - 1) \text{ to } +(2^{n-1} - 1)]$

1's complement
(+ve & -ve)

2's complement
(+ve & -ve)

$\{-(2^{n-1} - 1) \text{ to } +(2^{n-1} - 1)\}$

$\{-(2^{n-1}) \text{ to } +(2^n - 1)\}$