

HindPhotostat



Hind Photostat & Book Store

Best Quality Classroom Topper Hand Written Notes to Crack GATE, IES, PSU's & Other Government Competitive/ Entrance Exams

**MADE EASY
ELECTRONICS ENGINEERING
ADVANCE ELECTRONICS
By-KAMESH Sir**

- Theory
- Explanation
- Derivation
- Example
- Shortcuts
- Previous Years Question With Solution

Visit us:-www.hindphotostat.com

Courier Facility All Over India
(DTDC & INDIA POST)
Mob-9311989030



HindPhotostat



MADE EASY , IES MASTER , ACE ACADEMY , KREATRYX

**ESE , GATE, PSU BEST QUALITY TOPPER HAND WRITTEN NOTES
MINIMUM PRICE AVAILABLE @ OUR WEBSITE**

- | | |
|--------------------------------|---------------------------|
| 1. ELECTRONICS ENGINEERING | 2. ELECTRICAL ENGINEERING |
| 3. MECHANICAL ENGINEERING | 4. CIVIL ENGINEERING |
| 5. INSTRUMENTATION ENGINEERING | 6. COMPUTER SCIENCE |

IES , GATE , PSU TEST SERIES AVAILABLE @ OUR WEBSITE

❖ IES –PRELIMS & MAINS

❖ GATE

➤ **NOTE;- ALL ENGINEERING BRANCHS**

➤ **ALL PSUs PREVIOUS YEAR QUESTION PAPER @ OUR WEBSITE**

PUBLICATIONS BOOKS -

MADE EASY , IES MASTER , ACE ACADEMY , KREATRYX , GATE ACADEMY , ARIHANT , GK

RAKESH YADAV , KD CAMPUS , FOUNDATION , MC –GRAW HILL (TMH) , PEARSON...OTHERS

HEAVY DISCOUNTS BOOKS AVAILABLE @ OUR WEBSITE

F230, Lado Sarai New Delhi-110030 Phone: 9311 989 030	Shop No: 46 100 Futa M.G. Rd Near Made Easy Ghitorni, New Delhi-30 Phone:9711475393	F518 Near Kali Maa Mandir Lado Sarai New Delhi-110030 Phone: 9560 163 471	Shop No.7/8 Saidulajab Market Neb Sarai More, Saket, New Delhi-30
--	--	--	--

Website: www.hindPhotostat.com

Contact Us: 9311 989 030

Courier Facility All Over India


(DTDC & INDIA POST)

Advanced Electronics

1. VLSI Fabrication
2. VLSI Testing
3. VLSI Design

Books: 1) S.K Gandhi.
2) S.M Sze.

Important source : Class Notes



Integrated Circuits :

Circuits : Combination (connection) of Active and passive elements.

Active elements : BJT, MOSFET, JFET.

Passive elements : R, L, C

Integrated Circuit : Active and Passive elements are fabricated on a Substrate.

- Semiconductor.
- Insulator substrate.

IC

1. Small size
2. Low power consumption.
3. Low cost (due to Batch Process)
4. High speed.

Discrete Circuits

1. Large size.
2. High power consumption.
3. High Cost.
4. Low speed.

eg: PCB (Printed ckt board)

Disadvantages of IC :

* Non Repairable only we can Replace IC.

Classification of IC's

→ Monolithic IC's

→ Thin/Thick film IC's

→ Hybrid IC's

Level of Integration

1. SSI

2. MSI

3. LSI

4. VLSI

5. ULSI

Analog IC's

&
Digital

Bipolar IC ←

CMOS IC


BICMOS IC

Monolithic IC's :

Mono → single

lithic → stone.

In Monolithic IC's, complete circuit (active + passive elements) are fabricated on a single substrate.




Disadvantage: Heavy value of R, L, C cannot be fabricated. Bcz heavy values of R, L, C required large area of substrate.

Thin & Thick film IC's :

Thin & Thick film IC's look very similar in appearance. Only difference is the method by which the conducting film is deposited on Insulator substrate.

→ In this technology, the Active elements are fabricated on Semiconductor substrate, whereas Passive elements are fabricated on Insulator substrate.

⇒ Heavy value of R, L, C are not restricted in this, compared to Monolithic IC's.




Thin film Technology

→ Conductive film is deposited by sputtering technique or by Vapour evaporation.

Thick film Technology

→ Conductive film is deposited by screen printing or silk screen printing.

Hybrid IC's :



Analog IC's : (Linear IC's)

Ex : IC - 555 , OP-amp 741.

I/P : Analog signal

O/P : Analog signal

Digital IC's : (Non-Linear IC's)

Ex: Flip-Flop

I/P \rightarrow Digital signal

O/P \rightarrow Digital signal

Level of Integration \rightarrow

1. Small scale Integration (SSI) : 1-10 T_x per unit area
2. Medium " " (MSI) : 10-100
3. Large " " (LSI) : 100-10⁴
4. Very Large scale Integration (VLSI) : 10⁴-1M
5. Ultra Large scale Integration (ULSI)
> 1M T_x per unit of the substrate.

• Packing density, $P = \log_{10} Q$

Q : No. of T_x per unit area.

- ① SSI $\rightarrow (P < 1)$
- ② MSI $\rightarrow (1 < P < 2)$
- ③ LSI $\rightarrow (2 < P < 4)$
- ④ VLSI $\rightarrow (4 < P < 6)$
- ⑤ ULSI $\rightarrow (P > 6)$

Bipolar IC's (BJT)

- ① Low packing density
- ② High gain.
- ③ High Bandwidth.
- ④ High Speed.
- ⑤ High power consumption.

CMOS IC's (NMOS, PMOS)

- ① High Packing density
- ② Low gain.
- ③ Low Bandwidth.
- ④ Low speed.
- ⑤ Low power consumption.

②

$$\rightarrow \text{Gain} = g_m (\text{Load})$$

$g_m \rightarrow$ Transconductance

BJT:

$$g_m = \frac{I_c}{\eta V_T} = \frac{I_s e^{V_{BE}/\eta V_T}}{\eta V_T}$$

$V_{BE} \uparrow, I_c \uparrow$ exponentially, $g_m \uparrow$ exponentially.

MOSFET:

$$g_m = \sqrt{2 I_D \mu_n C_{ox} \left(\frac{W}{L}\right)}$$



$$I_D \propto (V_{GS} - V_T)^2$$

$V_{GS} \uparrow, I_D \uparrow$ (square law device), $g_m \uparrow$


Collector is lightly doped

Base is moderately doped

$$\therefore g_m (\text{BJT}) > g_m (\text{MOS})$$
$$\text{Gain (BJT)} > \text{Gain (MOS)}$$



more capacitor, more delay.



$$f_H(\text{MOS}) < f_H(\text{BJT})$$

$$\# \text{ BW of } > \text{ BW of (MOS)} \\ \text{(BJT)}$$

④. $t_r = \frac{0.35}{\text{B.W}}$
(rise time)

BW ↑, t_r ↓

→ fast system.

∴ BJT is faster than CMOS.

BiCMOS

→ When speed, gain is main concern then we prefer Bipolar IC's

→ When packing density and power consumption is main concern then we prefer CMOS IC's